Signed in as:
filler@godaddy.com
Signed in as:
filler@godaddy.com
Analog Layout Design course mainly focused on giving hands-on practical experience in doing chip layout design and verification for a given analog & mixed signal design or Full chip.
We are providing the best industry standard tools for designing.
We only provide offline courses to give the industrial experience to the students.
Our Trainers are having more than 15+ years of industry experience to provide the best quality training.
B.E/B.Tech/Diploma in ECE/EEE.
M.E/M.Tech/M.S in VLSI System Design/Embedded Systems/Digital Electronics
Introduction and Working knowledge of UNIX/LINUX commands. File handling skills in UNIX/LINUX. Introduction to programming languages used in IC-Design.
Revision of Analog, Digital electronics, and RLC Circuits. Introduction to MOSFET Theory & CMOS Circuits.
Latch-up, Antenna Effect. Electro-migration (EM), IR Drop & Self-Heat (SH) Electrical rule check (ERC), and Design rule check (DRC).
Well proximity Effect (WPE), Length of Diffusion (LOD). Shallow trench Isolation (STI) Metal Density effects.
CMOS Fabrication Technology. Introduction to Second order effects in MOSFET. CMOS Stick Diagrams. Introduction to IC Circuit Layout and Physical Verification tools. DRC, LVS, ERC, and Antenna checks.
Introduction to Analog Design Environment. Design of Inverter circuit. Design and Parasitic Extractions of Inverter Layout. Analysis of the INV Characteristics. Understanding of the time delay concepts.
Common centroid & Interdigitation matching techniques. Critical signals shielding techniques. Constraint & Module based floor planning techniques. Guard / Seal ring techniques.
STD Cell Layout design techniques. I/O Layout design techniques. Memory Layout Design techniques.
Layout Design & Physical Verification of Operation Amplifier. Layout Design & Physical Verification of Voltage Controlled Oscillator. Layout Design & Physical Verification of Bandgap Circuit. Layout Design & Physical Verification of Current Mirror.
Complete Physical Verification Checks required for a Successful tape-out.
Working on Critical Analog Circuits that are important in Industry.
Add a footnote if this applies to your business
Office address: #No 12,8th main, 4th cross, Bommanahalli Hosur main road, Bangalore 560068
Phone: 08095574545
Mon | 09:00 am – 06:00 pm | |
Tue | 09:00 am – 06:00 pm | |
Wed | 09:00 am – 06:00 pm | |
Thu | 09:00 am – 06:00 pm | |
Fri | 09:00 am – 06:00 pm | |
Sat | 09:00 am – 06:00 pm | |
Sun | Closed |
Silicon Innovation Systems
#No 12,8th main, 4th cross, Bommanahalli Hosur main road, Beside Prashanth Hospital, Bangalore 560068
Email: hr@instituteofsis.com Mobile: 8095574545
Copyright © 2023 Silicon Innovation Systems - All Rights Reserved.
We use cookies to analyze website traffic and optimize your website experience. By accepting our use of cookies, your data will be aggregated with all other user data.
Please contact us: 08095574545