Signed in as:
filler@godaddy.com
Signed in as:
filler@godaddy.com
RTL Coding and FPGA Design course has been designed to help to the beginners in the area of RTL coding and FPGA design. The course gives you the foundation for FPGA design in Embedded Systems along with practical design skills.
We are providing the best industry standard tools for designing.
We only provide offline courses to give the industrial experience to the students.
Our Trainers are having more than 15+ years of industry experience to provide the best quality training.
B.E/B.Tech/Diploma in ECE/EEE.
M.E/M.Tech/M.S in VLSI System Design/Embedded Systems/Digital Electronics
Introduction to Unix/Linux OS Architecture. UNIX Directory Structures and Unix Commands. UNIX Shells LAB Exercises.
Importance and advantages of digital electronics. Digital Number System, Binary logic gates & Boolean algebra. Combinational and Sequential circuit designs. Finite state machine optimization.
What is FPGA? What is ASIC? Overview of FPGA/ASIC/SOC design flow. FPGA Vs ASIC comparison summary. How to choose between FPGA or ASIC.
Introduction to RTL coding. Overview of digital design with Verilog HDL. Design modeling with examples. Tasks and functions. RTL Simulation and Synthesis. Creating power-friendly RTL & Timing analysis. Module-level test bench development. RTL design optimization techniques.
Read-only Memories (ROM) PALs & PALs CPLDs & FPGAs.
FPGA Architecture. Dual port memory - Example design. FPGA design Flow Bit file generation & downloading the Hex file to FPGA device. FPGA validation through chip scope & DS5 debugger. Project work and board bring up.
Overview of 7 series FPGA architecture. Introduction to Zynq FPGA-SoC --> SoCs with Hardware and Software programmability. Efficient FPGA RTL coding for design synthesis & Implementation.
Xilinx tool introduction & Installation. RTL simulation - Qsim from Mentor graphics. Hands-on experience in using the Vivado design suite for design synthesis and Implementation. Hands-on experience in using chip scope and DS5 debugger for debugging functionality failures.
Add a footnote if this applies to your business
Office Address: #No 12,8th main, 4th cross, Bommanahalli Hosur main road, Bangalore 560068.
Phone: 08095574545
Mon | 09:00 am – 06:00 pm | |
Tue | 09:00 am – 06:00 pm | |
Wed | 09:00 am – 06:00 pm | |
Thu | 09:00 am – 06:00 pm | |
Fri | 09:00 am – 06:00 pm | |
Sat | 09:00 am – 06:00 pm | |
Sun | Closed |
Silicon Innovation Systems
#No 12,8th main, 4th cross, Bommanahalli Hosur main road, Beside Prashanth Hospital, Bangalore 560068
Email: hr@instituteofsis.com Mobile: 8095574545
Copyright © 2023 Silicon Innovation Systems - All Rights Reserved.
We use cookies to analyze website traffic and optimize your website experience. By accepting our use of cookies, your data will be aggregated with all other user data.
Please contact us: 08095574545